

PATENT  
Attorney Docket No: MAGMA-00702

**Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

1. (currently amended) A method of designing an integrated circuit comprising:
  - a. generating a plurality of sequences of basic Boolean elements respectively defined by a plurality of truth tables;
  - b. generating a respective plurality of substitute circuits not definable by a sequence of basic Boolean elements, including a first substitute circuit, wherein the sequence of basic Boolean elements and the respective substitute circuit are defined by a same truth table;
  - c. storing the plurality of sequences of basic Boolean elements in a library;
  - d. storing the plurality of substitute circuits in the library in a relationship corresponding to their respective sequence of basic Boolean elements;
  - e. programming a processing path within the integrated circuit according to a the first substitute circuit comprising substitute inputs and a substitute output, wherein a the truth table representing the first substitute circuit is identical to a the truth table representing a first sequence of basic Boolean elements representing a the processing path, and wherein the first substitute circuit is not definable by a sequence of basic Boolean circuits elements;
  - f. reducing the first sequence of basic Boolean elements into at least one intermediate equivalent circuit; and
  - g. generating the first substitute circuit.

1 2. (canceled).

1 3. (currently amended) The method according to claim [[2]] 1 further comprising receiving  
2 the first sequence of basic Boolean elements.

1 4. (original) The method according to claim 1 wherein the processing path further  
2 comprises a flip flop at a processing path input.

1 5. (canceled).

PATENT

Attorney Docket No: MAGMA-00702

- 1     6.     (currently amended) The method according to claim [[2]] 1 wherein the integrated  
2     circuit is a MOS circuit.
- 1     7.     (original)     The method according to claim 3 wherein the first sequence of basic  
2     Boolean elements is less than or equal to twenty Boolean operators.
- 1     8.     (original)     The method according to claim 3 wherein the first sequence of basic  
2     Boolean elements comprises a logical sequence greater than twenty Boolean elements.
- 1     9.     (currently amended) The method according to claim 3 wherein ~~the step of receiving the~~  
2     first sequence of basic Boolean elements precedes ~~the step of generating a respective plurality of~~  
3     substitute circuits not definable by a sequence of basic Boolean elements, including a first  
4     substitute circuit.
- 1     10.    (canceled).
- 1     11.    (currently amended) The method according to claim 10 1 further comprising ~~the steps:~~  
2     e. a.    receiving a the first sequence of basic Boolean elements; and  
3     f. b.    searching the library for the first substitute circuit.
- 1     12.    (currently amended) The method according to claim 11 further comprising ~~the steps:~~  
2     a.     failing to locate the first sequence of basic Boolean elements within the library;  
3     b.     generating the first substitute circuit; and  
4     c.     adding the first substitute circuit to the library.
- 1     13.    (currently amended) The method according to claim 11 wherein ~~the step of receiving~~  
2     the first sequence of basic Boolean elements is followed by ~~the steps:~~  
3     a.     locating the first sequence of basic Boolean elements within the library; and  
4     b.     locating the first substitute circuit within the library corresponding to the first  
5     sequence of basic Boolean elements.

PATENT

Attorney Docket No: MAGMA-00702

1 14. (currently amended) The method according to claim ~~10~~ 1 wherein the library comprises  
2 is stored within a digital memory.

1 15. (currently amended) The method according to claim 11 ~~comprising a search engine for~~  
2 ~~searching wherein the library is searched~~ for the first sequence of basic Boolean elements  
3 utilizing a search engine.

1 16. (currently amended) An apparatus for reducing a throughput time of a processing path  
2 of basic logic elements within an integrated circuit, the apparatus comprising:  
3 a. a sequence generator for generating a plurality of sequences of Boolean elements,  
4 wherein the circuit generation module is configured to generate a complimentary  
5 substitute circuit for each sequence of Boolean elements generated;  
6 b. a library for storing the plurality of sequences of Boolean elements such that each  
7 Boolean element is stored in a correlation to its complimentary substitute circuit;  
8 c. a search module for searching the library for a first sequence of Boolean elements;  
9 d. a retrieval module for retrieving a substitute circuit from the library;  
10 e. a programming module for programming a first substitute circuit into the  
11 processing path of the integrated circuit, wherein the first substitute circuit is not  
12 defined by a sequence of basic Boolean circuits elements, and wherein the first  
13 substitute circuit is defined by a the truth table identical to a truth table defining a  
14 the processing path comprised of basic the sequence of Boolean circuits elements;  
15 and  
16 f. a circuit generation module configured to analyze the first sequence of Boolean  
17 elements, reduce the first sequence of Boolean elements into an intermediate  
18 circuit sequence and then generate the complimentary substitute circuit.

1 17. (original) The apparatus according to claim 16 wherein the processing path  
2 comprises an input flip flop.

1 18. (original) The apparatus according to claim 16 wherein the integrated circuit is an  
2 MOS circuit.

1 19. (canceled).

PATENT  
Attorney Docket No: MAGMA-00702

1     20.     (canceled).

1     21.     (canceled).

1     22.     (currently amended) The apparatus according to claim ~~21~~ 16 wherein the library is  
2     stored on a digital medium.

1     23.     (currently amended) A method of programming a processing path comprising an input  
2     flip flop in a MOS integrated circuit comprises:  
3         a. generating a plurality of sequences of basic Boolean elements respectively defined  
4         by a plurality of truth tables;  
5         b. generating a respective plurality of substitute circuits not definable by a sequence  
6         of basic Boolean elements, including a first substitute circuit, wherein the  
7         sequence of basic Boolean elements and the respective substitute circuit are  
8         defined by a same truth table;  
9         c. storing the plurality of sequences of basic Boolean elements in a library;  
10         d. storing the plurality of substitute circuits in the library in a relationship  
11         corresponding to their respective sequence of basic Boolean elements;  
12         e. receiving a first sequence of basic Boolean elements;  
13         f. reducing the first sequence of basic Boolean elements to an equivalent sequence  
14         of elements;  
15         g. generating a first substitute circuit from the equivalent sequence of elements; and  
16         h. programming a the processing path in the MOS integrated circuit according to the  
17         first substitute circuit, wherein the substitute circuit is not definable by a sequence  
18         of basic Boolean elements, and wherein the first substitute circuit is generated to  
19         define a first truth table that also defines the first sequence of Boolean elements.